SwePub
Tyck till om SwePub Sök här!
Sök i SwePub databas

  Extended search

Träfflista för sökning "db:Swepub ;pers:(Jantsch Axel);pers:(Ebrahimi Masoumeh)"

Search: db:Swepub > Jantsch Axel > Ebrahimi Masoumeh

  • Result 1-4 of 4
Sort/group result
   
EnumerationReferenceCoverFind
1.
  • Ebrahimi, Masoumeh, et al. (author)
  • Rescuing healthy cores against disabled routers
  • 2014
  • Conference paper (peer-reviewed)abstract
    • A router may be temporarily or permanently disabled in NoCs for several reasons such as saving power, occurring faults or testing. Disabling a router, however, may have a severe impact on the performance or functionality of the entire system if it results in disconnecting the core from the network. In this paper, we propose a deadlock-free routing algorithm which allows the core to stay connected to the system and continue its normal operation when its connected router is disabled. Our analysis and experiments show that the proposed technique has 100%, 93.60%, and 87.19% network availability by 100% packet delivery when 1, 2 and 3 routers are defunct or intentionally disabled. The algorithm provides adaptivity and it is lightweight, requiring one and two virtual channels along the X and Y dimension, respectively.
  •  
2.
  • Huang, Letian, et al. (author)
  • Non-Blocking Testing for Network-on-Chip
  • 2016
  • In: IEEE Transactions on Computers. - : IEEE. - 0018-9340 .- 1557-9956. ; 65:3, s. 679-692
  • Journal article (peer-reviewed)abstract
    • To achieve high reliability in on-chip networks, it is necessary to test the network as frequently as possible to detect physical failures before they lead to system-level failures. A main obstacle is that the circuit under test has to be isolated, resulting in network cuts and packet blockage which limit the testing frequency. To address this issue, we propose a comprehensive network-level approach which could test multiple routers simultaneously at high speed without blocking or dropping packets. We first introduce a reconfigurable router architecture allowing the cores to keep their connections with the network while the routers are under test. A deadlock-free and highly adaptive routing algorithm is proposed to support reconfigurations for testing. In addition, a testing sequence is defined to allow testing multiple routers to avoid dropping of packets. A procedure is proposed to control the behavior of the affected packets during the transition of a router from the normal to the testing mode and vice versa. This approach neither interrupts the execution of applications nor has a significant impact on the execution time. Experiments with the PARSEC benchmarks on an 8x8 NoC-based chip multiprocessors show only 3 percent execution time increase with four routers simultaneously under test.
  •  
3.
  • Wang, Junshi, et al. (author)
  • Efficient Design-for-Test Approach for Networks-on-Chip
  • 2019
  • In: IEEE Transactions on Computers. - : IEEE Computer Society Digital Library. - 0018-9340 .- 1557-9956. ; 68:2, s. 198-213
  • Journal article (peer-reviewed)abstract
    • To achieve high reliability in on-chip networks, it is necessary to test the network continuously with Built-in Self-Tests (BIST) so that the faults can be detected quickly and the number of affected packets can be minimized. However, BISTcauses significant performance loss due to data dependencies. We propose EsyTest, a comprehensive test strategy with minimized influence on system performance. EsyTest tests the data path and the control path separately. The data path test starts periodically, but the actual test performs in the free time slots to avoid deactivating the router for testing. A reconfigurable router architecture and an adaptive fault-tolerant routing algorithm are proposed to guarantee the access to the processing core when the associated router is under test. During the whole test procedure of the network, all processing cores are accessible, and thus the system performance is maintained during the test. At the same time, EsyTest provides a full test coverage for the NoC and a better hardware compatibility comparing with the existing test strategies. Under the PARSEC benchmark and different test frequencies, the execution time increases less than 5 percent at the cost of 9.9 percent more area and 4.6 percent more power in comparison with the execution where no test procedure is applied.
  •  
4.
  •  
Skapa referenser, mejla, bekava och länka
  • Result 1-4 of 4
Type of publication
journal article (2)
conference paper (2)
Type of content
peer-reviewed (4)
Author/Editor
Huang, Letian (3)
Li, Guangjun (3)
Daneshtalab, Masoud (2)
Wang, Junshi (2)
show more...
Zhang, Xiaofan (2)
Wang, J. (1)
Huang, L. (1)
Li, Qiang (1)
Xie, Xuan (1)
show less...
University
Royal Institute of Technology (4)
Language
English (4)
Research subject (UKÄ/SCB)
Engineering and Technology (3)
Natural sciences (1)

Year

Kungliga biblioteket hanterar dina personuppgifter i enlighet med EU:s dataskyddsförordning (2018), GDPR. Läs mer om hur det funkar här.
Så här hanterar KB dina uppgifter vid användning av denna tjänst.

 
pil uppåt Close

Copy and save the link in order to return to this view